

FIG.1




FIG.2




FIG.3




FIG.4




FIG.5




FIG.6




FIG.7




FIG.9




FIG. 10





FIG. 11



[illegible]

The diagram shows the timing of various signals during the data sampling period, which is indicated by a shaded vertical region. The signals are:

- Vdata**: Data bus signal.
- Gmy**: Gate signal for the Y channel.
- Gmx**: Gate signal for the X channel.
- Vmem**: Memory strobe signal.
- Vdisp**: Display strobe signal.
- Vcnt**: Counter strobe signal.
- Vlcd**: LCD strobe signal.
- Vcom**: Common voltage signal.

The shaded region represents the period during which data is sampled from the bus. The signals are shown as digital waveforms, with some signals (like Vdata, Gmy, Gmx, Vcnt, and Vlcd) having multiple transitions during the sampling period.

FIG. 14




FIG. 15




FIG. 16




FIG.17




FIG. 18






FIG. 19
(PRIOR ART)



[illegible]


[illegible]

FIG.22




FIG.23




FIG.24




FIG.25




FIG.26




FIG.28




FIG.27




FIG.30




FIG.31




FIG.32




FIG.33




FIG.34




FIG.35




FIG.36




FIG.37




FIG. 38




FIG.40




FIG. 41




FIG.43




FIG.44A




FIG.44B




FIG.45




FIG.46




FIG.47




FIG.48




FIG.49






FIG.50




001660 6542560

FIG.51A



n - CHANNEL TFT

FIG.51B



p - CHANNEL TFT

FIG.51C

